#### Capstone Part - 2

Implement the following micro architecture on KC705 Board

You should be able to receive a byte from the PC and the FPGA board should send back an encrypted/decrypted byte as per the Ceaser Cipher. Whether to decrypt or encrypt should be determined by encr/decr input.

encr/decr

UART Rx

Ceaser Cipher

UART Tx